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Abstract. The presented paper includes the design and im-
plementation of a 65 nm CMOS low-noise amplifier (LNA)
based on inductive source degeneration. The amplifier is
realized with an active balun enabling a single-ended in-
put which is an important requirement for low-cost system
on chip implementations. The LNA has a tunable band-
pass characteristic from 4.7 GHz up to 5.6 GHz and a con-
tinuously tunable gain from 20 dB down to 2 dB, which en-
ables the required flexibility for multi-standard, multi-band
receiver architectures. The gain and band tuning is realized
with an optimized tunable active resistor in parallel to a tun-
able L-C tank amplifier load. The amplifier achieves an IIP3
linearity of -8 dBm and a noise figure of 2.7 dB at the highest
gain and frequency setting with a low power consumption of
10 mW. The high flexibility of the proposed LNA structure to-
gether with the overall good performance make it well suited
for future multi-standard low-cost receiver front-ends.
Keywords
Low-noise amplifier, LNA, variable gain, tunable band,
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1. Introduction
Modern wireless communication systems including
multimedia capabilities are developing at high pace, with an
increasing number of wireless standards for mobile cellu-
lar communication (eg. GSM/EDGE, UMTS, LTE), broad-
cast applications like DVB-SH, and short-range data com-
munication standards like the IEEE 802.11 WLAN or Blue-
tooth. To take advantage of the services provided by these
mobile communication standards, the integration of multi-
standard, multi-band terminals in a single radio architecture
with a minimized number of external RF components is nec-
essary. This requires novel RF architectures in advanced
low-cost CMOS technologies, based on software defined ra-
dio and cognitive radio concepts. The wide spread of fre-
quency bands from 0.1 GHz up to about 6 GHz, in combina-
tion with the high number of concurrent applications, makes
the classical integration approach of independent parallel
receiver-frontends more and more inefficient and technically
demanding. Reusability and tunability of RF key-building
blocks like low-noise amplifiers (LNA) will be a manda-
tory requirement for future RF transceivers. To reduce the
RF performance limitations of modern CMOS technologies
like low-gain, low supply voltage and high technology vari-
ations, new digitally assisted RF radio solutions can be used
to leverage the signal-processing and integration capabilities
of CMOS technologies.
Wideband CMOS LNAs with high linearity and gain
as a main building block for multi-standard RF front-ends
were strongly researched during the past years [1, 2, 3, 4, 5].
A main issue for wide-band LNAs in multi-standard ra-
dios is strong blockers of neighboring bands, which require
high-quality external RF filters and very high LNA linearity.
Some selectivity of the LNA gain would relax the external
filter quality, reducing the costs significantly. This can be
achieved by a tunable band-pass characteristic of the LNA
gain as it will be discussed in this paper.
To minimize the costs of external components, a differ-
ential LNA input should be avoided by using an integrated
balun. As on-chip baluns either passive transformers or ac-
tive baluns can be used. Passive transformers usually con-
sume large area and the gain loss limits the overall noise
figure (NF). Furthermore passive baluns are usually narrow-
band devices which make them unusable for reconfigurable
multi-band solutions. In contrast, an active balun LNA can
provide a wide-band input impedance matching with im-
proved power and area.
Due to the mentioned variety of wireless applications,
the LNA gain should ideally be programmable over a wide
range, with a high granularity. For wideband LNAs usu-
ally common-gate amplifiers or negative feedback common-
source stages with integrated noise cancelation techniques
are used [1, 5]. A programmable gain is typically im-
plemented by switchable resistors and inductors or pro-
grammable transistor transconductance [7, 6], where high
gain granularity can only be achieved by complex switching
networks causing performance degradation. Also resistive
or capacitive ladder attenuators in combination with mul-
tiple amplifier configurations are reported [8]. Distributed
amplifiers can be used to create multi-gain LNAs [9] with
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the drawback of significant area consumption. All men-
tioned methods allow only a limited number of gain steps,
since complex switching networks would degrade the ampli-
fier performance and increase chip area.
In this paper, we will present a strongly re-configurable
balun LNA with a tunable band-pass filter characteristic
from 4.7 GHz to 5.6 GHz, which should mainly cover the
upcoming 801.11ac WLAN band. The proposed LNA has
also a tunable gain over a wide range from about 2 dB up to
20 dB. This unique flexibility makes the LNA well-suited for
future multi-band RF frontends. The LNA achieves a NF of
2.7 dB with a low power consumption of 10 mW at a single
1.2 V supply. In Section 2, two different balun LNA topolo-
gies will be compared, leading to the proposed solution of
the source degeneration LNA. The tunable gain strategy is
presented in Section 3 while the circuit implementation of
the proposed LNA is presented in Section 4. Measurement
results and comparison with recent publications are summa-
rized in Section 5 and Section 6.
2. Proposed Balun Topology
A classical solution for baluns are transformer based
inductors, which usually consume a large silicon area.
Two different topologies of active balun LNA’s to convert
a single-ended LNA input signal to a balanced differential
output signal are shown in Fig. 1.
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Fig. 1. Balun LNA topologies based on buffered resistive feed-
back (a) and inductive source degeneration input (b).
A wide-band single-ended to differential conversion
LNA topology based on resistive feedback is shown in
Fig. 1(a) [1, 4]. The circuit includes a common-source am-
plifier (M3) as input stage. For single-ended to differential
conversion a common-gate stage M1 in combination with
a common-source stage M2 is used. The amplifier includes
noise cancelation for the transistor M1 channel noise. Care-
ful biasing can also provide a good amplifier linearity by dis-
tortion cancelation. To match the input impedance of the CS
amplifier, Fig. 1(a) uses a resistive buffered feedback am-
plifier configuration, providing wide-band input impedance
matching by negative shunt feedback. The noise of this cir-
cuit can be minimized by a high feedback resistor RF , thus
leading to a high LNA closed-loop gain. Another dominant
noise factor is the CS input transistor M3, which can be op-
timized by a high transconductance gm.
An alternative solution of an integrated balun LNA im-
plementation is shown in Fig. 1(b). This LNA employs
inductive source degeneration at the input transistor M3 in
combination with a common-source, common-gate balun
stage [10]. For this topology noise matching and impedance
matching can be simultaneously optimized. To improve the
noise figure, the transconductance gM3 of the input transistor
should be as high as possible. This also reduces the noise
contribution as well as gain/phase mismatch of the second
stage. The amplifier voltage gain is defined as [12]
AV = gm,e f f Rload = QingM32RL (1)
where Qin is the effective quality factor of the LNA input
matching network, at series resonance. The input impedance
defined by transistor M3 and the inductors Lg and Ls is
Zin = s(Ls +Lg)+
1
sCgs
+
gM3Ls
Cgs
. (2)
With careful dimensioning of Lg, Ls, and gM3 the LNA
input impedance can be matched to 50Ω with minimized
noise figure. Inductive source degeneration structures can
be optimized to the lowest noise levels for a given power
consumption [11], with the disadvantage of large area due to
inductors Ls and Lg.
For implementation of a tunable amplifier gain, the
topology in Fig. 1(a) has the disadvantage, that both, feed-
back resistor RF (closed-loop gain) and amplifier open-loop
gain needs to be carefully tuned simultaneously to keep input
impedance matching for each gain setting. In comparison,
the gain tuning for an inductive source degeneration LNA in
Fig. 1(b) can be realized by simply tuning the amplifier load
impedance, while the input impedance keeps matched. The
noise performance of Fig. 1(b) can be optimized to good val-
ues with a low power consumption. Therefore the proposed
LNA circuit is based on inductive source degeneration con-
cept and will be introduced in Section 4.
The following Section will present the implementation
of a tunable load impedance based on an active MOS resistor
to realize a tunable gain LNA.
3. Tunable Active Resistor
A basic gain control concept for source degeneration
LNA is indicated in Fig. 1(b). The realization of variable
gain requires tunable resistors with excellent noise, linearity,
and bandwidth performance. The amplifier gain is mainly
defined by the effective transconductance of the amplifier
gm,e f f and the load resistor RL as indicated in (1). With a tun-
able load resistor RL the LNA gain can be tuned without sig-
nificantly degrading the input impedance matching. In the
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proposed implementation, quasi-floating gate bi-directional
MOS resistors are used to enable continuously tunable am-
plifier gain over a wide range. Even the field of continu-
ously tunable active MOS resistors is already well estab-
lished for low frequency variable gain amplifiers and fil-
ters [13], we have also demonstrated their usability for RF-
applications [20].
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Fig. 2. Tunable active resistor (ACR) concept for RL with lin-
earity optimized MOS resistors and quasi floating gate
implementation.
A linearity optimized active resistor can be imple-
mented with two parallel MOS transistors M1 and M2 bi-
ased in triode region as shown in Fig. 2 [14]. To compensate
for non-linearity, the quasi-floating transistor gates are con-
nected with a high value resistor RC to a control voltage VC
and are AC-coupled to the resistor pins A and B. Assuming
both transistors M1 and M2 have the same dimensions, the
operating conditions are restricted to
VAB ≤ (VC−VFB−2φF) (3)
where VFB is the transistor flat-band voltage and ΦF is the
Fermi potential. If VA is higher than VB (as shown in Fig. 2),
the current I flowing from node A to node B can be calculated
as
I =
2W1,2
L1,2
KP {(VC−VFB−2φF)VAB−·· ·
2
3
γ
[
(2φF +VA)
3
2 − (2φF +VB)
3
2
]}
(4)
where γ is the body-effect constant and KP is the gain factor
of the transistors. The second order non-linearity of a single
MOS transistor is mainly canceled in the current equation.
The nominal conductance g of this active resistor (ACR)
structure is almost independent on voltage VA,B and can be
tuned by a control voltage VC according to
g =
1
R
≈ 2W1,2
L1,2
Kp(VC−VFB−2ΦF). (5)
Assuming a small signal amplitude compared to the DC
voltage at nodes A and B and the Fermi potential ΦF , the 2nd
and 3rd order harmonics of the resistor current are
HD2 ≈ 12
∣∣∣∣∣ γ(4√2ΦF +VB,DC)(VC−VFB−2ΦF)
∣∣∣∣∣VAB, (6)
HD3 ≈ 196
∣∣∣∣∣ γ(2ΦF +VB,DC) 32 (VC−VFB−2ΦF)
∣∣∣∣∣V 2AB (7)
where VB,DC is the DC voltage on node B, which is assumed
to be the lower resistor terminal voltage. Equation (6) shows
that the 2nd order harmonic will decrease for 12 dB while the
3rd order harmonic is the same as for a single MOS resistor.
Since the 3rd order harmonic is negligibly small compared to
2nd order harmonic, the structure provides a significant lin-
earity improvement compared to a single MOS transistor in
triode region [15].
The ACR noise characteristic is mainly defined by the
noise spectral density of the MOS transistors in triode re-
gion, assuming zero drain-source voltage,
i2n,d = 4kT Kp
W
L
(VGS−VFB−2ΦF)d f (8)
where T is the absolute temperature and k is Boltzmann’s
constant. The equation shows that the ACR noise is the same
as for a passive resistor with the same resistance value. Since
we are targeting high frequency RF applications, the flicker
noise can be neglected. In addition the transistor gate resis-
tance also generates thermal noise, but this is only a minor
contribution and can be neglected for small transistor W/L
ratios.
3.1 Active Resistor Implementation
The target LNA gain is continuously tunable from
about 2 dB up to 20 dB, which requires an ACR resistor tun-
ing range from about 30Ω to 600Ω. The floating gate ACR
structure from Fig. 2 enables a tuning range of only 12 dB,
which does not cover this specification. The proposed ACR
circuit is a modified version of the basic floating gate imple-
mentation. To increase the tuning range, 3 ACR slices are
connected in parallel, enabled by switches S1, S2 as shown
in Fig. 3. For highest resistance value, Slice1 (PMOS tran-
sistor M1) is enabled with the external control voltage VC1
applied to the gate of transistor M1 only. To reduce the re-
sistance, VC1 is decreased from Vdd down to the minimum
control voltage of 0 V. To further reduce the resistance with
a monotonic tuning behavior, Slice1 is kept at the minimum
resistance value with lowest VC1 by permanently connecting
the gate of transistor M1 to 0 V, while Slice2 (PMOS tran-
sistor M2) is enabled with a maximum control voltage VC1
(highest resistance) in parallel to Slice1. Now the resistance
of Slice2 can be reduced from almost infinity to a low value.
The same procedure is applied for Slice3 to reach the mini-
mum possible resistance value. During the tuning procedure,
the transistors might be biased in sub-threshold or weak in-
version region, which means that the non-linearity cancela-
tion will not work properly. By careful transistor dimen-
sioning of each slice, a linearity degradation can be almost
avoided. A higher number of slices would lead to better lin-
earity over the whole resistance range but increases the com-
plexity for switches and control logic and therefore degrades
the overall speed performance.
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Fig. 3. Active resistor implementation with 3 parallel slices
to increase tuning range. The slices are enabled via
switches S1, S2 and the resistance is controlled by an ana-
log control voltage VC1, tunable between 0 V and Vdd .
The active resistor structure was implemented and fab-
ricated in a 65nm CMOS technology. The layout and chip
photograph is shown in Fig. 4. The ACR has an area
of 39µm x 37µm which is about 50% larger compared to
a switchable passive poly resistor array with only 5 pro-
grammable values in the same resistance range. For a higher
number of resistance values, the proposed ACR has signifi-
cant advantages with respect to area as well as speed perfor-
mance.
Fig. 4. Active resistor layout (left) and photograph (right).
The active resistor high frequency noise was verified
by simulation and compared to a standard poly resistor with
the same value at a frequency of 1 GHz. The comparison
for different resistance values is shown in Tab. 1. The noise
performance of the proposed ACR is only 2% worse com-
pared to a poly resistor for highest resistor value. The high-
est noise degradation is 9.4% which happens when the 3rd
ACR slice slightly enters the weak inversion region. The
simulated ACR bandwidth is 6 GHz for the highest resistor
value.
R(Ω) Noise ACR
(nV/
√
Hz)
Noise Poly
(nV/
√
Hz)
v2ACR
v2poly
631 3.30 3.24 1.019
406 2.75 2.60 1.058
152 1.74 1.59 1.094
37 0.846 0.79 1.071
Tab. 1. Noise comparison of proposed ACR resistor and Poly
resistor at 1 GHz.
A linearity comparison between the ACR and a stan-
dard MOS transistor with the same resistance value shows
that the ACR 2nd order distortion (HD2) is about 18 dB lower
compared to a simple MOS resistor, while the 3rd order dis-
tortion (HD3) is approximately the same which fits well to
the analysis in Equation 6 and 7. An ACR linearity mea-
surement for a resistance value of 600Ω is shown in Fig. 5.
The 2nd and 3rd order harmonic distortions are shown in de-
pendence on the RMS input voltage vin. For the measure-
ment a low signal frequency of 30 MHz was necessary, since
the resistor pins are not 50Ω impedance matched and the
bonding-pad parasitic capacitances are limiting the speed for
high resistor values. For small input signals, the measured
HD3 reaches the spectrum analyzer noise floor.
Overall the simulated and measured ACR performance
shows a high tuning range with a good noise and linear-
ity performance, which makes the proposed active resistor
a suitable solution for tunable LNA implementations.
Fig. 5. Measurement results of 2nd order (HD2) and 3rd order
(HD3) harmonic distortion for active resistor (ACR) in
dependence on the signal level.
4. Proposed LNA Implementation
The proposed LNA is implemented as inductive source
degeneration amplifier, due to an overall good noise and lin-
earity performance with a low power consumption. Also the
realization of gain and band tuning can be achieved with rea-
sonably low circuit effort. A disadvantage of the source de-
generation concept compared to feedback based LNAs is the
high area consumption of integrated inductors. Furthermore
the amplifier is intrinsically narrow-band due to the resonant
input impedance matching.
The proposed LNA shown in Fig. 6 is realized as two-
stage amplifier. It is based on an inductive degenerated
common-source amplifier M1 with Ls in combination with
the gate series inductor Lg to tune-out the gate-source ca-
pacitance Cgs1 of transistor M1 creating the required 50Ω
impedance matching. The capacitor Cx in parallel to Cgs1
is used to realize simultaneously noise and impedance input
matching [16].
The LNA specification requires a tunable narrow-band
behavior which is programmable over a range of about
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5 GHz to 6 GHz. This requirement is contra-dictionary to the
resonant narrow-band input impedance matching. To solve
this problem, the input matching network needs to be pro-
grammable by e.g. tuning the capacitor Cx. For proposed im-
plementation the impedance matching over the 1 GHz band
is reasonably good, due to the rather low-quality factor of in-
ductor Ls. Therefore no additional tuning of Cx is included.
Since the dominant noise contribution is coming from tran-
sistor M1, the gM1 is increased. Also the gate series resis-
tance of M1 is a dominant factor. Therefore the transistor
layout as well as the resistance (quality factor) of inductor
Lg is optimized.
The second stage of the LNA is implemented as
common-gate (M2) - common-source (M3) topology to real-
ize the balun functionality as discussed in Section 2. The two
transistors are dimensioned to perform cancelation of tran-
sistor M2 thermal channel noise [4]. The L-C tank load (Ld-
CL) connected to the differential output provides a tunable
bandpass characteristic from 4.9 GHz to 5.8 GHz using tun-
able MOS varactors. The 6 turns differential, center-tapped
inductor has an inductance of 2.75 nH with a simulated Q of
about 13 and is optimized for highest inductance to area ra-
tio. The center-tapped inductor in this design also guarantees
a good output voltage balance which is a typical problem for
resistive load circuits optimized for noise cancelation.
Due to high quality factors of capacitors in the L-C tank
load, the open-loop gain of the LNA can be calculated as
Av = gm,e f f RL, f r = QingM12pi frLd
(
Qd +
1
Qd
)
(9)
where Ld and Qd are the inductance and the quality fac-
tor of the load inductor at the resonance frequency fr. The
resonance frequency is given by,
fr =
1
2pi
√
LdCload
(10)
where Cload represents the equivalent LNA load capac-
itance which includes the parasitic drain capacitors from the
two transistors M2,M3. Since the LNA has no strong narrow-
band requirement, the inductor Ld was optimized to small
area.
The gM2 and gM3 have only a minor impact on the over-
all amplifier gain and can therefore be optimized to small
values, which reduces the power consumption. This is also
supported by the high output common-mode voltage of the
center-tapped inductive load, which also makes the ampli-
fier suitable for low supply voltages of 1.2 V. To further op-
timize the power consumption, a current re-use technique is
implemented by inductor L1 and CP [10] which blocks the
AC-signal to the source of transistor M2, but enables the DC-
current of both transistors M2 and M3 flowing through the in-
put transistor M1. For the amplifier a distortion cancelation
together with optimization of the bias point for each transis-
tor in the amplification path is employed. The devices are bi-
ased at the minimum 3rd - order parameter operational point
[4], while threshold variations are compensated via bias gen-
eration.
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Fig. 6. LNA with tunable gain, where VC1 is the gain tuning con-
trol voltage for the active resistor (ACR), S1, S2 are digi-
tal gain control signals and VC2 is the control voltage for
band setting
To realize a continuously tunable LNA gain, the pro-
posed ACR structure presented in Section 3 is connected in
parallel to the LNA L-C tank load. The ACR resistance is
degrading the Q-factor for lower gains which is resulting in
a LNA gain tuning.
VC1 (V)
0.0 0.25 0.5 0.75 1.0 1.25
0
−5.0
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20.0
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2
1
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B
)
Slice 1
Slice 1+2
Slice 1+2+3
Fig. 7. Simulated small-signal gain (S21) in dependence on the
gain control voltage VC1 for the 3 slices.
The maximum LNA gain is defined by the L-C tank
load, with the highest ACR resistance value (all transistors
M1, M2 and M3 are turned off).
In the following section simulation results of the pro-
posed LNA circuit are presented. The LNA is realized in a
low-power 65 nm CMOS technology. All results are based
on ideal circuit simulations. The most important layout par-
asitics for metal wiring of sensitive nodes and parasitics for
ESD protection and pads are estimated and manually in-
cluded. The simulation of the gain tuning behavior is pre-
sented in Fig. 7. It shows the small-signal gain S21 in de-
pendence on the gain control voltage VC1 for all three slices.
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(a) (b)
Fig. 8. Simulated s-parameters S21, S11, S22 (a), noise figure NF and gain imbalance (b) for highest gain and band settings. The measurement
buffer loss is de-embedded for S21 and NF.
(a) (b)
Fig. 9. Simulated s-parameters S21, S11, S22 (a), noise figure NF and gain imbalance (b) for highest gain and lowest band settings. The measure-
ment buffer loss is de-embedded for S21 and NF.
The gain is continuously tunable from -2 dB to 18 dB with
monotonic behavior at the slice switching point. The tun-
ing gap between two slices is below 0.3% and should be
therefore no problem for applications. The simulated gain
includes a measurement buffer which introduces a gain loss
of about 10 dB. The simulation results of s-parameters S21,
S11, S22, the noise figure NF and the gain imbalance for the
highest band and highest gain settings are shown in Fig. 8.
The same simulations for the lowest band setting are shown
in Fig. 9. The simulated gain with de-embedded measure-
ment buffer loss reaches 30 dB. The band is tunable between
a maximum frequency of 5.8 GHz and a minimum frequency
of 4.9 GHz. The simulated NF for highest gain is 2.7 dB at
5.8 GHz and 2.1 dB at 4.9 GHz band setting. The gain imbal-
ance from the single-ended input to the differential outputs
is below 0.1 dB.
5. Measurement Results
The proposed LNA including the ACR structure has
been implemented in 65 nm CMOS technology. The LNA
circuit is using a single core-supply voltage of 1.2 V. For
measurement, a source follower buffer is included to the
LNA output. A chip photograph detail of the LNA is shown
in Fig. 10. The active LNA area is 0.16 mm2 including mea-
surement buffer. For lab measurements the LNA chip was
directly bonded on a FR4 evaluation board.
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Fig. 10. LNA chip photograph detail.
Fig. 11 shows the measured LNA small-signal voltage
gain in dependence on the control voltage VC1 for differ-
ent slice enable settings. The gain is continuously tunable
from about 2 dB up to 20 dB with a monotonic behavior at
slice switching. The intrinsic LNA gain was extracted by de-
embedding the measurement buffer loss from the measured
gain data.
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Fig. 11. Measured LNA gain tuning characteristics in depen-
dence on control voltage VC1 and ACR slice enable set-
tings.
The s-parameters S21 and S11 for different band-
settings at the highest gain setting are shown in Fig. 12 (a).
The band can be tuned from a frequency of 4.7 GHz up to
a maximum of 5.6 GHz, which mainly covers the upcoming
801.11ac WLAN standard. Both measured LNA gain and in-
trinsic LNA gain with de-embedded buffer loss is shown in
the figure. Although the gain setting was fixed for this mea-
surement, the maximum gain is decreasing with a decreasing
frequency band. This can be explained by a de-centered in-
put impedance matching network, which can also be seen in
the S11 measurements, compared to the simulations in Fig. 8
and 9. The modeling of the ESD, pad parasitics and bond-
wires during the design phase was not accurate enough.
The measured s-parameters S21 and S11 for different
gain settings at the highest frequency band are shown in
Fig. 12 (b). The gain can be tuned from a maximum of about
20 dB down to 2 dB with de-embedded measurement buffer
loss. Compared to the simulation results, the measured gain
values are about 10 dB smaller. We expect a coupling of the
load inductor with neighboring inductors or bond-wires and
a smaller quality factor due to the high layout density which
decreases the maximum gain compared to the simulations.
Overall we were able to demonstrate the expected gain and
frequency tuning behavior.
The IIP3 linearity measurements at the highest band
setting (5.6 GHz / 5.604 GHz) and for the highest gain are
shown in Fig. 13 (a), while the highest band and lowest gain
setting is shown in Fig. 13 (b). The input power for 3rd-order
interpolation was selected for worst case IIP3. The mea-
sured IIP3 for highest gain is -8 dBm while it is increasing to
+4.6 dBm for the lowest gain. The integrated measurement
buffer loss is de-embedded in the presented IIP3 measure-
ments. Considering the circuit flexibility and the low supply
voltage of the CMOS process, the measured linearity values
are quite acceptable.
The LNA noise figure NF could not be verified by mea-
surements due to limitations of the measurement equipment.
The LNA power consumption is 10 mW.
6. Conclusion
An inductive source degeneration based balun LNA
with L-C tank load including a tunable band-pass character-
istic from 4.7 GHz to 5.6 GHz is presented. In addition the
LNA also provides a continuously tunable gain from 2 dB up
to 20 dB based an active resistor implementation. The LNA
shows a very good IIP3 linearity of -8 dBm for highest gain
and band setting while the linearity is increasing to +4.6 dBm
at the lowest gain. The simulated LNA noise figure NF is
2.1 dB and 2.7 dB for the lowest and highest gain respec-
tively. The LNA has a low power consumption of 10 mW
with a die area of 0.16 mm2.
With the combination of continuous gain- and band-
tuning, the proposed LNA enables a unique flexibility for
future multi-standard, multi-band wireless receiver concepts.
A performance comparison with state-of-art publications is
listed in Tab. 2. Our proposed design has the highest flexibil-
ity with respect to band and gain tuning, with a comparable
linearity, noise, and power performance.
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quency band (b). The measurement buffer loss is de-embedded.
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ment buffer loss is de-embedded.
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